Ayuda
Ir al contenido

Dialnet


A double snapback SCR ESD protection scheme for 28 nm CMOS process

  • Autores: Tao Hu, Shurong Dong, Hao Jin, Hei Wong, Zekun Xu, Xiang Li, Juin J. Liou
  • Localización: Microelectronics reliability, ISSN 0026-2714, Nº. 84, 2018, págs. 20-25
  • Idioma: inglés
  • Texto completo no disponible (Saber más ...)
  • Resumen
    • This work proposes a novel double-snapback silicon-controlled rectifier (DS-SCR) electrostatic discharge protection (ESD) device by using an embedded GGNMOS structure. With the double snapback mechanism, the proposed DS-SCR achieves a high ESD robustness with a current level of 33.0 mA/μm. In addition, the low trigger and high holding voltages make the DS-SCR structure to have high potential for using in 28 nm CMOS process ESD protection. We also conducted detailed studies on the mechanisms and geometry effects of this newly proposed structure via TCAD simulations and experimental validations.


Fundación Dialnet

Dialnet Plus

  • Más información sobre Dialnet Plus

Opciones de compartir

Opciones de entorno