Resumen de Design of a pipelined multiplier chip as the kernel of a vector processing architecture
This paper describes the design of a pipelined multiplier chip, named TREVO. This chip constitutes a major element in a vector processing architecture, which is being researched in the Instituto de Informática of the Federal University of Rio Grande do Sul- Brazil, en the context of the Cp2 project.
