Mirko Scholz, Shih-Hung Chen, Geert Hellings, Dimitri Linten
AbstracMeasurements and mixed-mode simulations are used for the analysis of transient-induced latch-up (TLU) in CMOS IC. The transient interaction of the parasitic SCR with the surrounding off-chip and on-chip circuitry is investigated during positive and negative system-level ESD stress. It is shown, that sufficient on-chip decoupling and an active clamp can improve the TLU robustness of a circuit.
© 2001-2024 Fundación Dialnet · Todos los derechos reservados