M. De Blasi, A. Gentile, F. Cuteri, G. López
A methodology for the tuning of microprogrammable parallel architectures for logic programming is presented. It is applied to a unification coprocessor for Prolog, that uses low- level parallelism, in order to optimize the coprocessor and to obtain a form of high-level parallelism.
© 2001-2024 Fundación Dialnet · Todos los derechos reservados