Radiation Hardened by Design Latches — A Review and SEU Fault Simulations

• Autores: Faisal Mustafa Sajjade, Neeraj Kumar Goyal, B.K.S.V.L. Varaprasad, Ravindra Moogina
• Localización: Microelectronics reliability, ISSN 0026-2714, Nº. 83, 2018, págs. 127-135
• Idioma: inglés
• Texto completo no disponible (Saber más ...)
• Resumen

  • There are many Radiation Hardened by Design (RHBD) architectures presented in the literature to mitigate Single Event Upset (SEU) in a storage element, a latch. Nevertheless, the design of a SEU hardened latch is being continuously improved with respect to reliability, performance, power consumption and area overhead. SEU mitigating techniques by design focus on reducing criticality of sensitive nodes in a latch. Sensitive node(s) in a latch could be an active and/or a high impedance node(s). In this paper, we have classified previously presented SEU hardened by design latch architectures and reviewed SEU mechanisms in selected RHBD latch architectures on Complementary Metal Oxide Semiconductor (CMOS) technology models. Simulation studies using latest fault simulation model have been carried out. Simulation results have revealed some interesting observations described in this paper. Our findings, based on analyses, will provide valuable design inputs for futuristic RHBD latches with advanced technology nodes.