Circuit realization method for reduced order inductive PEEC modeling circuits

• Trung-Son Nguyen ^[3] ; Tung Le Duc ^[1] ; Son Thanh Tran ^[2] ; Jean-Michel Guichon ^[3] ; Olivier Chadebec ^[4]
  1. [1] Hanoi University of Science and Technology

     Hanoi University of Science and Technology

     Vietnam

     
  2. [2] Electric Power University

     Electric Power University

     Vietnam

     
  3. [3] Grenoble Electrical Engineering Laboratory
  4. [4] CNRS – G2ELab

  Mostrar afiliaciones +
• Localización: Compel: International journal for computation and mathematics in electrical and electronic engineering, ISSN 0332-1649, Vol. 35, Nº 3, 2016, págs. 1203-1217
• Idioma: inglés
• Enlaces
  • Texto completo
• Resumen

  • Purpose – The purpose of this paper is to synthesize equivalent circuit obtained from reduced order model of large scale inductive PEEC circuits.

    Design/methodology/approach – This paper describes an original approach for reducing and synthesizing large parasitic RLM electrical circuits coming from inductive Partial Element Equivalent Circuit (PEEC) models. The proposed technique enables the re-use of the reduced order model in the time domain circuit simulation context.

    Findings – The paper shows how to use a synthesis method to realize an equivalent circuit issued from compressed PEEC circuits.

    Originality/value – The coupling between methods PEEC and a compressed method as Fast Multipole Method in order to reduce time and space consuming are well known. The innovation here is to realize a smaller circuit equivalent with the original large scale PEEC circuits to use in temporal simulation tools. Moreover, this synthesis method reduces time and memories for modelling industrial application while maintaining high accuracy.