Hot carrier degradation modeling of short-channel n-FinFETs suitable for circuit simulators

• Autores: I. Messaris, T.A. Karatsori, N. Fasarakis, C.G. Theodorou, S. Nikolaidis, G. Ghibaudo, C.A. Dimitriadis
• Localización: Microelectronics reliability, ISSN 0026-2714, Nº. 56, 2016, págs. 10-16
• Idioma: inglés
• Enlaces
  • Texto completo
• Resumen

  • AbstracThe hot-carrier (HC) degradation of short-channel n-FinFETs is investigated. The experiments indicate that interface trap generation over the entire channel length, which is enhanced near the drain region, is the main degradation mechanism. The relation of the hot-carrier degradation with stress time, channel length, fin width and bias stress voltages at the drain and gate electrodes is presented. A HC degradation compact model is proposed, which is experimentally verified. The good accuracy of the degradation model makes it suitable for implementation in circuit simulation tools. The impact of the hot-carriers on a CMOS inverter is simulated using HSPICE.