Induced voltage analysis of superconducting fault current limiter

• Zhigao Wang ^[1] ; Shuhong Wang ^[1] ; Jie Qiu ^[1] ; Weizhi Gong ^[2] ; Jingyin Zhang ^[2]
  1. [1] Xi’an Jiaotong University
  2. [2] Innopower Superconductor Cable Co
• Localización: Compel: International journal for computation and mathematics in electrical and electronic engineering, ISSN 0332-1649, Vol. 33, Nº 1-2 (Special Issue: ICEF 2012), 2014, págs. 38-46
• Idioma: inglés
• Enlaces
  • Texto completo
• Resumen

  • Purpose – Saturated core type superconducting fault current limiter (SFCL) can effectively limit the short-circuit current in power system. However, the high induced voltage will occur between the terminals of DC superconducting bias winding caused by the variation of magnetic flux linked by DC winding due to the increasing short-circuit current. The DC source may be damaged. Thus, the induced voltage should be considered in DC winding design. The paper aims to discuss these issues.

    Design/methodology/approach – Three-dimensional finite element method coupled with electric circuit.

    Findings – The short-circuit current flowing through AC windings and induced voltage of DC winding are analyzed by using three-dimensional finite element method coupled with electric circuit for a 220-kV three-phase SFCL. Several circuit elements, such as a capacitor connected with DC winding in parallel, an additional short-circuit winding wound around DC core column and an energy-released piezoresistor, are, respectively, used for induced voltage reduction. These methods aim to save magnetic coupled energy in DC winding, or oppose the variation of magnetic flux, or limit the voltage of DC winding by using a resistor with low resistance.

    Originality/value – The different methods for reduction of induced voltage of superconducting DC winding are studied and discussed. The decreased induced voltage may benefit the safety of superconducting DC winding and the source.