A Dual Core Source/Drain GAA FinFET

Un FinFET GAA de fuente/drenaje de doble núcleo

Prachuryya Subash Das¹, Deepjyoti Deb², Rupam Goswami³, Santanu Sharma⁴, Rajesh Saha⁵, Hirakjyoti Choudhury⁶

> Das, P.S; Deb, D; Goswami, R; Sharma, S; Saha, R; Choudhury, H. A dual core source/drain gaa finfet. *Tecnología en Marcha*. Vol. 36, special issue. June, 2023. IEEE Latin American Electron Devices Conference (LAEDC). Pág. 5-11.

> > 🔟 https://doi.org/10.18845/tm.v36i6.6748

¹ TSDL, Dept. of Electronics and Communication Engineering, Tezpur University, Naapam, Assam-784028, India. Email: psdas29@gmail.com https://orcid.org/0000-0003-4633-9678

TSDL, Dept. of Electronics and Communication Engineering, Tezpur University, Naapam, Assam-784028, India. Email: deepjyotid82@gmail.com
https://orcid.org/0000-0001-9699-7965

TSDL, Dept. of Electronics and Communication Engineering, Tezpur University, Naapam, Assam-784028, India. Email: rup.gos@gmail.com
https://orcid.org/0000-0001-8491-2282

Dept. of Electronics and Communication Engineering, Tezpur University, Naapam, Assam-784028, India. Email: santanu.sharma@gmail.com
https://orcid.org/0000-0001-8292-6162

 ⁵ Dept. of Electronics and Communication Engineering, MNIT Jaipur, Jaipur – 302017, Rajasthan, India. Email: rajesh.ece@mnit.ac.in
(b) https://orcid.org/0000-0003-3108-6081

TSDL, Dept. of Electronics and Communication Engineering, Tezpur University, Naapam, Assam-784028, India. Email: ecp21108@tezu.ac.in
https://orcid.org/0000-0003-0484-8044



Keywords

FinFET; Gate-all-Around; Dual Core; Interface Traps; Ribbon FET.

Abstract

The emergence of fin-shaped field effect transistors (FinFETs) was governed by the requirement of the VLSI industry to include more functionalities per unit chip area. Enhanced gate control in a FinFET due to a surrounding gate architecture built on the fundamental geometry of a MOSFET made them highly compatible to the existing CMOS circuit applications. The announcement of a vertically stacked multiple FinFET structure named as Ribbon-FET by Intel Corporation in 2021 motivates the work presented in this article. This article proposes a dual core sourcedrain gate-all-around FinFET, and evaluates its performance in terms of variation in core doping concentrations through technology computer aided design (TCAD) simulations. The advantage of having a dual core in source and drain regions is the opportunity to tune the performance metrics of the device by altering the doping concentration in the outer, and inner cores. The response of the optimized architecture to presence of acceptor-like, and donor-like traps in oxide/ channel interface is presented. The acceptor-like traps affect the characteristics in its on-state, whereas the donor-like traps influence the off-state of the device. DIBL reduces with the introduction of interface traps.

Palabras clave

FinFET; Puerta todo alrededor; Doble núcleo; trampas de interfaz; Ribbon FET.

Resumen

La aparición de transistores de efecto de campo en forma de aleta (FinFET) se rigió por el requisito de la industria VLSI de incluir más funcionalidades por unidad de área de chip. El control de puerta mejorado en un FinFET debido a una arquitectura de puerta circundante construida sobre la geometría fundamental de un MOSFET los hizo altamente compatibles con las aplicaciones de circuitos CMOS existentes. El anuncio de una estructura FinFET múltiple apilada verticalmente denominada Ribbon-FET por Intel Corporation en 2021 motiva el trabajo presentado en este artículo. Este artículo propone un FinFET completo de puerta de drenaje de fuente de doble núcleo y evalúa su rendimiento en términos de variación en las concentraciones de dopaje del núcleo a través de simulaciones de tecnología de diseño asistido por computadora (TCAD). La ventaja de tener un núcleo doble en las regiones de origen y drenaje es la oportunidad de ajustar las métricas de rendimiento del dispositivo alterando la concentración de dopaje en los núcleos externo e interno. Se presenta la respuesta de la arguitectura optimizada a la presencia de trampas de tipo aceptor y de tipo donante en la interfaz óxido/canal. Las trampas de tipo aceptor afectan las características en su estado activado, mientras que las trampas de tipo donante influyen en el estado desactivado del dispositivo. DIBL se reduce con la introducción de trampas de interfaz.

Introduction

The improved gate control on channel by transforming the body of planar metal oxide semiconductor field-effect transistors (MOSFETs) into a fin-shaped geometry has made FinFETs one of the quickest architectures to have a research-to-market translation [1]. The orientation of the semiconductor device industry towards ribbon-FET architectures or multi-level vertically stacked gate-all-around (GAA) structures to address efficient power management has created

the need for evaluating architectures with more control parameters [2]. This article proposes a dual core (DC) GAA FinFET with dual doping concentration in its source, and drain regions, and examines it for variation in doping concentration, and presence of interface traps through technology computer-aided design (TCAD) simulations.

Device architecture and simulation set-up

The schematic of the DC GAA FinFET is shown in Fig. 1 (a)-(c), where the source, and drain regions have dual cores (outer core doping: OC, inner core doping: IC), and the channel region is a solo core structure with a doping concentration of $10^{17}cm^{-3}$. Such a geometry offers the option to modulate the electrical characteristics of the proposed architecture through change in doping concentrations. Calibrated simulations have been carried out on Sentaurus TCAD tool (Synopsys Inc.) [3] in accordance with the parameters as mentioned in the article, [4].



Figure 1. (a) 3D view; (b) Front view; (c) Top view of the DCGAA FinFET.

Results and discussion

The effect of variation in dual core doping concentration on transfer characteristics of the proposed device with SiO₂ as a gate oxide (GOx) is shown in Fig. 2 (a). The presence of bandgap narrowing model (BGN) slightly decreases the drain current as shown in the inset due to the change in energy bandgap in regions of high doping. Therefore, the barrier height increases for carriers in source/ channel junction as evident from the conduction band edge profile in Fig. 2 (b), plotted along the source-channel-drain position (*z*-axis) at x = W/2, y = H/2 (*W*: fin width, *H*: fin height) at $V_{GS} = 0.1$ V. As evident from Fig. 2 (a), and Table 1, $OC = IC = 10^{19}$ cm⁻³ offer the highest on-state current I_{ON} , yet, it offers a lower switching current ratio (I_{ON}/I_{OFF}). On the contrary, $OC = IC = 10^{18}$ cm⁻³ offer the best off-state current (I_{OFF}), threshold voltage (V_{TH}), and subthreshold swing (*SS*). A further insight into the absolute electric field profiles along the *z*-axis at x = W/2, y = H/2 for all the four cases of doping concentrations in Fig. 2 (c) in on-state shows the maximum peak for $OC = IC = 10^{18}$ cm⁻³.



Figure 2. (a) Transfer characteristics of DC GAA FinFET for different outer core (OC), and inner core (IC) doping concentrations with and without bandgap narrowing effects; (b) Conduction band energy with and without BGN in the channel along z-axis at x = W/2, y = H/2 $V_{GS} = 0.1V$; (c) Absolute electric field profiles along z-axis at x = W/2, y = H/2.

Outer Core Doping (cm ⁻³)	Inner Core Doping (cm ⁻³)	Ι _{οΝ} (μΑ)	Ι _{ΟFF} (ρΑ)	I _{ON} /I _{OFF} (x 10 ⁷)	V _{TH} (V)	Subthreshold Swing (mV/dec)
1018	1018	118.833	0.031	378.6	0.777	84.123
1018	10 ¹⁹	154.151	1.200	12.83	0.778	96.654
10 ¹⁹	1018	165.869	0.385	43.02	0.791	87.499
10 ¹⁹	10 ¹⁹	179.678	4.476	4.013	0.781	99.600

Table 1. Electrical characteristics of DC GAA FinFET for different core doping concentrations without BGN [Fig. 2 (a)]

To consider an optimized set of electrical characteristics with priority on I_{ON} , and I_{ON}/I_{OFF} , the architecture with $OC = 10^{19} \text{ cm}^3$, and $IC = 10^{18} \text{ cm}^3$ is considered for further observations, taking HfO₂ as gate oxide (GOx). Figure 3 (a) compares the transfer characteristics of the optimized architecture in the absence, and presence of trap states (acceptor-like traps, and donor-like traps) at the gate-oxide/ channel interface. The trap distribution is considered to be Gaussian, and defined in the TCAD tool as,

$$D_{GAU} = N_0 exp \left| \frac{(E - E_0)^2}{2E_s^2} \right|$$
(1)

where, $N_0 = 10^{13} \text{ cm}^2$, $E_0 = 0.55 \text{ eV}$ from valence band edge, $E_s = 0.1 \text{ eV}[5]$.



Figure 3. (a) Transfer characteristics of DC GAA FinFET for optimized doping concentrations in presence, and absence of oxide/channel interface traps having Gaussian distribution, peaked at 0.55 eV, and standard deviation of 0.1 eV; (b) Trap sensitivity for the transfer characteristics in (a); (c) Comparison plots of DIBL, *I*_{OFF}, and *I*_{ON} for no traps (SI. 1), acceptor-like traps (SI. 2), and donor-like traps (SI. 3)

It is observed that the transfer characteristics in absence of traps overlaps with the characteristics for acceptor-like traps in off-state, and overlaps with the characteristics for donor-like traps in on-state. The comparison becomes more prominent when the trap sensitivity is plotted in Fig. 3 (b) in terms of $\Delta I_D/I_D$ where I_D is the drain current, taking the case for no traps as a reference [5]. The case for donor-like traps, the peak is exhibited in the low- V_{GS} region close to off-state, whereas for acceptor-like traps, the peak is exhibited in the mid- V_{GS} region in the on-state. Figure 3 (c) presents a multi-YYY plot for drain induced barrier lowering (DIBL), I_{OFF} , and I_{ON} for three cases: 1 (no traps), 2 (acceptor-like traps), and 3 (donor-like traps). The DIBL, measured using constant current method at $I_D = 0.1 \, \mu A$ decreases as interface traps are introduced, which indicates that the trapping of carriers close to the interface is dominant enough to reduce the ΔV_{TH} difference at lower, and higher V_{DS} .

With reference to the inference from Fig. 3 (b), electrostatic potential profiles are plotted for acceptor-like traps (on-state, $V_{\rm GS} = 0.9V$), and donor-like traps (off-state, $V_{\rm GS} = 0.0V$) in Fig. 4 (a) and Fig. 4 (b) by comparing with corresponding profiles for no traps at respective $V_{\rm GS}$, showing the region(s) of influence where the variation is observed.



Figure 4. Electrostatic potentials along z-axis at x = w/2 for (a) acceptor-like traps at $V_{GS} = 0.9V$, and (b) donor-like traps at $V_{GS} = 0.0V$ by comparing with corresponding profiles for no traps in respective V_{GS} .

Conclusion

This article proposed a geometry of a dual core source/ drain FinFET, and reported its performance in absence, and presence of interface traps. The conclusions of the article can be summed up as follows.

- Modulation of electrical parameters is possible by tuning the doping concentrations in the two cores.
- Donor-like interface traps are dominant in off-state, whereas acceptor-like interface traps are dominant in on-state. The parameter, interface trap sensitivity, reveals this nature.
- DIBL reduces with the introduction of interface traps.

Acknowledgment

The authors acknowledge the DST-FIST program (sanction order no. SR/FST/ET-II/2018/241(C) dt. Dec. 27, 2019, and SERB, Govt. of India, (sanction order no. SRG/2019/000660 dt. Nov. 26, 2019).

References

- [1] "How the Father of FinFETs Helped Save Moore's Law", *IEEE Spectrum*, 2020. [Online]. Available: https://spectrum.ieee.org/how-the-father-of-finfets-helped-save-moores-law. [Accessed: 29- May- 2022].
- [2] "Video: Intel Intros RibbonFET, PowerVia Technologies", *Intel*, 2022. [Online]. Available: https://www.intel. com/content/www/us/en/corporate/usa-chipmaking/news-and-resources/video-intel-intros-ribbonfet-powerviatechnologies.html. [Accessed: 29- May- 2022].
- [3] Synopsys Inc., Sentaurus TCAD Version R-2020.09-SP1.
- [4] H. Toan and R. Goswami, "Impact of gate dielectric on overall electrical performance of Quadruple gate FinFET", *Applied Physics A*, vol. 128, no. 2, 2022.
- [5] D. Deb, R. Goswami, R. Baruah, R. Saha and K. Kandpal, "Role of gate electrode in influencing interface trap sensitivity in SOI tunnel FETs", *Journal of Micromechanics and Microengineering*, vol. 32, no. 4, p. 044006, 2022.



LATIN AMERICAN ELECTRON DEVICES CONFERENCE

Prachuryya S Das TSDL, Dept. of Electronics and Communication Engineering Tezpur University, Napaam, India 784028 ecd20020@tezu.ac.in

Santanu Sharma Dept. of Electronics and Communication Engineering Tezpur University Napaam, India 784028 santanu.sharma@gmail.com

ABSTRACT

This article proposes a dual core source-drain gate-all-around FinFET, and evaluates its performance in terms of variation in core doping concentrations through technology computer aided design (TCAD) simulations. The response of the optimized architecture to presence of acceptor-like, and donor-like traps in oxide/ channel interface is presented. The acceptor-like traps affect the characteristics in its on-state, whereas the donor-like traps influence the off-state of the device.

INTRODUCTION

FinFETs are one of the fastest architectures to go from research to market. They have increased gate control on channel by converting the body of planar MOSFETs into fin-shaped geometry[1]. To solve effective power management, the semiconductor device industry has shifted its focus toward ribbon-FET architectures or multi-level vertically stacked gate-all-around (GAA) structures. Intel introduces vertical stacking of GAA FinFETs (named as Ribbon FET) in 2021[2].

DEVICE ARCHITECTURE AND SIMULATION SET-UP

The schematic of the DC GAA FinFET is shown in Fig. 1 (a)-(c), where the source, and drain regions have dual cores (outer core doping: OC, inner core doping: IC), and the channel region is a solo core structure with a doping concentration of $10^{17} cm^{-3}$. Such a geometry offers the option to modulate the electrical characteristics of the proposed architecture through change in doping. Calibrated simulations have been carried out on Sentaurus TCAD tool (Synopsys Inc.) in accordance with the parameters as mentioned in [3][4].



Figure 1: (a) 3D view; (b) Front view; (c) Top view of Dual Core (DC) GAA FinFET

RESULTS AND DISCUSSION





LAEDEOZZ

0.16 0 00 0.045 0.0 Position (µm) Figure 4 Figure 3

*The presence of bandgap narrowing model (BGN) slightly decreases the drain current as shown in the inset due to the change in energy bandgap in regions of high doping[Figure 3].

The absolute electric field profiles along the z-axis at x = W/2, y = W/2H/2 for all the four cases of doping concentrations in on-state shows in Figure 4.



- * The transfer characteristic shown in Figure 5 for no traps overlaps with the characteristic for acceptor-like traps in off-state, and overlaps with the characteristic for donor-like traps in on-state[5].
- * Donor-like traps exhibits maximum peak in the low- V_{GS} region close to off-state[Figure 6].
- * Acceptor-like traps, the peak is exhibited in the mid-V_{GS} region in the on-state [Figure 6].
- * The DIBL, measured using constant current method at $I_D = 0.1 \,\mu A$ decreases as interface traps are introduced [Figure 7].
- * Indicates that the trapping of carriers close to the interface is dominant enough to reduce the ΔV_{TH} difference at lower, and higher V_{DS}

CONCLUSION

- Modulation of electrical parameters is possible by tuning the doping concentrations in the two cores
- *Donor-like interface traps are dominant in off-state, whereas acceptorlike interface traps are dominant in on-state.

DIBL reduces with the introduction of interface traps.

REFERENCES

[1] "How the Father of FinFETs Helped Save Moore's Law", IEEE Spectrum, 2020. [Online]. Available: https://spectrum.ieee.org/howthe-father-of-finfets-helped-save-moores-law. [Accessed: 29- May-20221

[2] "Video: Intel Intros RibbonFET PowerVia Technologies" Intel 2022.[Online].Available:https://www.intel.com/content/www/us/en/cor porate/usa-chipmaking/news-and-resources/video-intel-intros ribbonfet-powervia-technologies.html. [Accessed: 29- May- 2022].

[3] H. Toan and R. Goswami, "Impact of gate dielectric on overall electrical performance of Quadruple gate FinFET", Applied Physics A, vol. 128, no. 2, 2022.

[4] Synopsys Inc., Sentaurus TCAD Version R-2020.09-SP1

[5] D. Deb, R. Goswami, R. Baruah, R. Saha and K. Kandpal, "Role of gate electrode in influencing interface trap sensitivity in SOI tunnel FETs", Journal of Micromechanics and Microengineering, vol. 32, no. 4, p. 044006, 2022. ELECTRON

DEVICES

SOCIETY

Illustration 1. Presented poster at LAEDC 2022.